SINGLE CHANNEL PWM CONTROLLER WITH NMOS LDO CONTROLLER AND 5V BIAS REGULATOR adVance data sheet

The NX2710 controller IC is a compact synchronous Buck controller IC with 16 lead SOIC package designed for step down DC to DC converter applications with feedforward functionality. Voltage feedforward provides fast response, good line regulation and nearly constant power stage gain under wide voltage input range. The NX2710 controller is optimized to convert single supply up to 24 V bus voltage to as low as 0.8 V output voltage. Internal UVLO keeps the regulator off until the supply voltage exceeds 9 V where internal digital soft starts get initiated to ramp up output. The NX2710 employs programmable current limiting and FB UVLO followed by HICCUP feature. Other features include: 5 V gate drive, Programmable frequency from 300 kHz to 1 MHz , Adaptive deadband control, Internal digital soft start; Vcc under voltage lockout and shutdown capability via comp pin.

- Bus voltage operation from 9 V to 24 V
- 5V bias regulator available
- Excellent dynamic response with input voltage feed-forward and voltage mode control
- Programmable switching frequency up to 1 MHz
- Internal Digital Soft Start Function
- Programmable hiccup current limit
- Shutdown by pulling COMP pin low
- NMOS LDO controller available
- Start into precharged output

Pb -free and RoHS compliant
APPLICATIONS

- Notebook PC
- Graphic Card on board converters
- On board DC to DC such as

12 V to $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$ or 1.8 V

- Set Top Box and LCD Display


Figure1 - Typical application of NX2710

| Device | Temperature | Package | Frequency | Pb-Free |
| :---: | :---: | :---: | :---: | :---: |
| NX2710CSTR | 0 to $70^{\circ} \mathrm{C}$ | SOIC -16 L | 300 kHz to 1 MHz | Yes |

## ABSOLUTE MAXIMUM RATINGS

| VCC to GND \& BST to SW voltage | -0.3V to 6.5 V |
| :---: | :---: |
| VIN to GND | -0.3V to 25 V |
| BST, HDRV, REGCS to GND Voltage | . 0.3 V to 35V |
| SW to GND | -2V to 35V |
| REGOUT to GND | 0.2 to 16V |
| All other pins | -0.3V to 6.5 V |
| Storage Temperature Range | ${ }^{-65}{ }^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature Range | -40 ${ }^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| ESD Susceptibility | 2 kV |

CAUTION: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## PACKAGE INFORMATION

| 16-LEAD PLASTIC SOIC |  |
| :---: | :---: |
| $\theta_{\mathrm{JA}} \approx 83^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| BST 1 | 16 SW |
| HDRV 2 | 15 COMP |
| GND 3 | 14 FB |
| LDRV 4 | 13 VCC |
| RT 5 | 12 OCP |
| LDO-OUT 6 | 11 REGSEN |
| LDO-FB 7 | 10 REGOUT |
| VIN 8 | 9 REGCS |

## ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{VIN}=12 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$. Typical values refer to $T_{A}=25^{\circ} \mathrm{C}$.

| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage Ref Voltage | $\mathrm{V}_{\text {REF }}$ |  |  | 0.8 |  | V |
| Ref Voltage line regulation |  |  |  | 0.2 |  | \% |
| Supply Voltage(Vcc) $V_{C C}$ Voltage Range | $\mathrm{V}_{\mathrm{cc}}$ |  | 4.75 |  | 5.25 | V |
| Operating quiescent current | $\mathrm{I}_{Q}$ | switching is off |  | 3 | 5 | mA |
| Vcc UVLO <br> $\mathrm{V}_{\mathrm{CC}}$-Threshold | $\mathrm{V}_{\text {cc_ }}$ UVLO | $V_{\text {cc }}$ Rising |  | 4.4 |  | V |
| $\mathrm{V}_{\text {cc }}$-Hysteresis | $\mathrm{V}_{\text {cc_ }}$ Hyst | $\mathrm{V}_{\text {cc }}$ Falling |  | 0.2 |  | V |
| Supply Voltage(Vin) $V_{\text {in }}$ Voltage Range | $V_{\text {in }}$ |  | 9 |  | 25 | V |
| Input Voltage Current |  | Vin=24V |  | 9 | 10 | mA |

Microsemi

| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vin UVLO |  |  |  |  |  |  |
| $\mathrm{V}_{\text {in }}$-Threshold | $\mathrm{V}_{\text {in_ }}$ UVLO | $\mathrm{V}_{\text {in }}$ Rising |  | 8.8 |  | V |
| $\mathrm{V}_{\text {in }}$-Hysteresis | $\mathrm{V}_{\text {in_ }}$ Hyst | $V_{\text {in }}$ Falling |  | 0.8 |  | V |
| Oscillator (Rt) |  |  |  |  |  |  |
| Frequency | $\mathrm{F}_{\text {S }}$ | $\mathrm{RT}=$ open |  | 300 |  | KHz |
| Frequency Over Vin |  |  | -5 |  | 5 | \% |
| Ramp-Amplitude Voltage | $\mathrm{V}_{\text {RAMP }}$ | Vin=20V |  | 2 |  | V |
| Ramp Offset |  |  |  | 0.8 |  | V |
| Ramp/Vin Gain |  |  |  | 0.1 |  | V/V |
| Max Duty Cycle |  |  |  | 90 |  | \% |
| Min on time |  |  |  |  | 150 | nS |
| Error Amplifiers Transconductance |  |  |  | 2500 |  | umho |
| Input Bias Current | lb |  |  |  | 100 | nA |
| Comp SD threshold |  |  |  | 0.3 |  | V |
| Vref and Soft Start Soft Start time | Tss | Fs=300kHz |  | 6.8 |  | mS |
| High Side Driver (CL=3300pF) <br> Output Impedance, Sourcing Current | $\mathrm{R}_{\text {source }}(\mathrm{Hdrv}$ ) | $\mathrm{I}=200 \mathrm{~mA}$ |  | 1 |  | ohm |
| Output Impedance, Sinking Current | $\mathrm{R}_{\text {sink }}($ Hdrv) | $1=200 \mathrm{~mA}$ |  | 0.8 |  | ohm |
| Rise Time | THdrv(Rise) | 10\% to 90\% |  | 50 |  | ns |
| Fall Time | THdrv(Fall) | 90\% to 10\% |  | 50 |  | ns |
| Deadband Time | Tdead(L to <br> H) | Ldrv going Low to Hdrv going High, 10\% to 10\% |  | 30 |  | ns |
| Low Side Driver (CL=3300pF) <br> Output Impedance, Sourcing Current | $\mathrm{R}_{\text {source }}$ (Ldrv) | $\mathrm{I}=200 \mathrm{~mA}$ |  | 1 |  | ohm |
| Output Impedance, Sinking Current | $\mathrm{R}_{\text {sink }}(\mathrm{Ldrv}$ ) | $\mathrm{l}=200 \mathrm{~mA}$ |  | 0.5 |  | ohm |
| Rise Time | TLdrv(Rise) | 10\% to 90\% |  | 50 |  | ns |
| Fall Time | TLdrv(Fall) | 90\% to 10\% |  | 50 |  | ns |
| Deadband Time | Tdead(H to <br> L) | SW going Low to Ldrv going High, 10\% to 10\% |  | 30 |  | ns |
| OCP Adjust OCP current setting |  |  |  | 32 |  | uA |
| FBUVLO <br> Feedback UVLO threshold |  | percent of nominal | 65 | 70 | 75 | \% |
| Over temperature Threshold |  |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Hysteresis |  |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |


| PARAMETER | SYM | Test Condition | Min | TYP | MAX | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDO Controller FB Pin- Bias Current |  |  |  |  | 100 | nA |
| LDO FB Voltage |  | LDO_OUT=LDO_FB |  | 0.8 |  | V |
| LDO FB UVLO |  | percent of nominal | 65 | 70 | 75 | \% |
| High Output Voltage |  | $\begin{aligned} & \text { VIN=12V, LDO_FB=0.7V } \\ & \text { Io_source }=1.4 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 10.2 |  | V |
| Low Output Voltage |  | $\begin{aligned} & \text { VIN=12V, LDO_FB=0.9V } \\ & \text { I__SINK }=1.4 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | 0.2 |  | V |
| High Output Source Current |  |  |  | 3 |  | mA |
| 5V AUX REG <br> Current limit threshold |  |  |  | 100 |  | mV |
| FB Pin- Bias Current |  |  |  | 0 |  | UA |
| RegFb Voltage |  | Regout=RegFb |  | 1.25 |  | V |
| Regout Output Voltage High |  | $\mathrm{VIN}=12 \mathrm{~V}, \quad \mathrm{RegFb}=1.1 \mathrm{~V}$ $\mathrm{I}_{\mathrm{O} \_ \text {_Source }}=1.4 \mathrm{~mA}$ |  | 11 |  | V |
| Regout Output Voltage Low |  | $\mathrm{VIN}=12 \mathrm{~V}$, $\mathrm{RegFb}=1.4 \mathrm{~V}$ <br> $\mathrm{l}_{\mathrm{O} \text { _INK }}=1.4 \mathrm{~mA}$  |  | 0.2 |  | V |
| Open Loop Gain |  | GBNT(Note1) | 50 |  |  | DB |

Note 1: This parameter is guaranteed by design but not tested in production(GBNT).

## PIN DESCRIPTIONS

| PIN SYMBOL | PIN DESCRIPTION |
| :---: | :---: |
| VCC | This pin supplies the internal 5 V bias circuit. . A high freq 1 uF ceramic capacitor is placed as close as possible to and connected to this pin and ground pin. |
| BST | This pin supplies voltage to high side FET driver. A high freq minimum 0.1 uF ceramic capacitor is placed as close as possible to and connected to this pin and SW pin. |
| GND | Power ground. |
| FB | This pin is the error amplifiers inverting input. This pin is connected via resistor divider to the output of the switching regulator to set the output DC voltage. |
| COMP | This pin is the output of the error amplifier and together with FB pin is used to compensate the voltage control feedback loop. |
| SW | This pin is connected to source of high side FETs and provide return path for the high side driver. |
| HDRV | High side gate driver output. |
| LDRV | Low side gate driver output. |
| VIN | Bus voltage input provides power supply to oscillator, VIN UVLO signal and 5V regulator controller. |
| RT | Oscillator's frequency can be set by using an external resistor from this pin to GND. |
| LDO FB | LDO controller feedback input. If the LDOFB pin is pulled below $0.7^{*}$ Vref, an internal comparator after certain delay and pulls down LDOOUT pin and initiates the HICCUP circuitry. |
| LDO OUT | LDO controller output. This pin is controlling the gate of an external NCH MOSFET. The maximum rating of this pin is 16 V . |
| REGCS | This pin is 5 V regulator current limit pin. It compares the voltage drop on the resistor which is connected between Vin and REGCS pin with internal offset 100 mV . 10 hm resistor sets the current limit 100 mA . |
| REGOUT | The output of the 5 V regulator controller that drives a low current low cost external bipolar transistor or an external MOSFET to regulate the voltage at Vcc pin derived from bus voltage. This eliminates an otherwise external regulator needed in applications where 5 V is not available. |
| REGSEN | Feedback pin of the 5 V regulator controller. A resistor divider is connected from the output of the 5 V regulator to this pin to complete the loop. |
| OCP | This pin is connected to the drain of the external low side MOSFET and is the input of the over current protection(OCP) comparator. An internal current source is flown to the external resistor which sets the OCP voltage across the Rdson of the low side MOSFET. Current limit point is this voltage divided by the Rds-on. |

NX2710

## BLOCK DIAGRAM



Figure 2-Simplified block diagram of the NX2710


Figure 3-Simplified Demo board schematic

Microsemi


Figure 4 - Demo board schematic based on ORCAD

Microsemi
Bill of Materials

| Item | Quantity | Reference | Part |
| :---: | :---: | :---: | :---: |
| 1 | 3 | C1,C21,C26 | 14 |
| 2 | 4 | C2,C17,C24,C25 | 0.1u |
| 3 | 1 | C4 | 15n |
| 4 | 1 | C5 | 680p |
| 5 | 1 | C8 | 150p |
| 6 | 2 | C9,C10 | 10u |
| 7 | 1 | C11 | 16MV1500WG |
| 8 | 1 | C13 | 470p |
| 9 | 2 | C14,C15 | 4SEPC560MX |
| 10 | 1 | C16 | 3.3n |
| 11 | 1 | C18 | 47u |
| 12 | 1 | C22 | 100u |
| 13 | 1 | C23 | panasonic FM 220uF |
| 14 | 1 | D1 | MBR0530T1 |
| 15 | 1 | L1 | PG0077.801 |
| 16 | 1 | L3 | DO3316H-102 |
| 17 | 2 | M1,M2 | NTD70N03R |
| 18 | 3 | M3,M4,M5 | NTD110N02R |
| 19 | 1 | M7 | MTD3055 |
| 20 | 1 | Q1 | MBR3904 |
| 21 | 2 | R1,R17 | 10 |
| 22 | 1 | R2 | 2.5k |
| 23 | 1 | R4 | 6k |
| 24 | 3 | R5,R18,R33 | 1k |
| 25 | 9 | R12,R13,R14,R15,R16,R22, | 0 |
| 26 |  | R23,R24,R31 |  |
| 27 | 1 | R19 | 1.2k |
|  | 1 | R20 | 7.5k |
| 28 | 1 | R21 | 15k |
| 29 | 1 | R25 | 4.99k |
| 30 | 1 | R27 | 5k |
| 31 | 1 | R28 | 1.65k |
| 32 | 1 | R29 | 1 |
| 33 | 1 | R32 | 474 |
| 34 |  | U1 | NX2710 |

## Demoboard waveforms



Figure 5 - Output ripple


Figure 7 - Transient response @ LDO


Figure 9-1.2V over current proteciton


Figure 6- Transient response @ 1.2 output


Figure 8 - Soft start

Figure 10-LDO over current protection

## APPLICATION INFORMATION

## Symbol Used In Application Information:

Vin - Input voltage
Vout - Output voltage
lout - Output current
$\Delta V_{\text {RIPPLE }}$ - Output voltage ripple
Fs - Switching frequency
$\Delta I_{\text {RIPPLE }} \quad$ - Inductor current ripple

## Design Example

Power stage design requirements:
Vin=12V
Vout=1.2V
lout $=25 \mathrm{~A}$
$\Delta V_{\text {RIPPLE }}^{<=20 m V}$
$\Delta \mathrm{V}_{\text {tran }}<=60 \mathrm{mV}$ @ 10A step
Fs=300kHz

## Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from $20 \%$ to $40 \%$ of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$
\begin{align*}
& L_{\text {OUT }}=\frac{V_{\text {IN }}-V_{\text {OUT }}}{I_{\text {RIPPLE }}} \times \frac{V_{\text {OUT }}}{V_{\text {IN }}} \times \frac{1}{F_{S}}  \tag{1}\\
& I_{\text {RIPPLE }}=k \times I_{\text {OUTPUT }}
\end{align*}
$$

where k is between 0.2 to 0.4 .
Select $k=0.2$, then
$\mathrm{L}_{\text {OUT }}=\frac{12 \mathrm{~V}-1.2 \mathrm{~V}}{0.2 \times 25 \mathrm{~A}} \times \frac{1.2 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{1}{300 \mathrm{kHz}}$
$\mathrm{L}_{\text {OUT }}=0.72 \mathrm{uH}$
Choose Lout= 0.75 uH , then Pulse inductor
PG0077.801 is a good choice.
Current Ripple is calculated as

$$
\begin{align*}
\mathrm{I}_{\text {RIPPLE }} & =\frac{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}}{L_{\text {OUT }}} \times \frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}} \times \frac{1}{\mathrm{~F}_{\mathrm{S}}} \\
& =\frac{12 \mathrm{~V}-1.2 \mathrm{~V}}{0.75 \mathrm{uH}} \times \frac{1.2 \mathrm{~V}}{12 \mathrm{~V}} \times \frac{1}{300 \mathrm{kHz}}=4.8 \mathrm{~A} \tag{2}
\end{align*}
$$

## Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

## Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {RIPPLE }}=\mathrm{ESR} \times \Delta \mathrm{I}_{\mathrm{RIPPLE}}+\frac{\Delta \mathrm{I}_{\mathrm{RIPPLE}}}{8 \times \mathrm{F}_{\mathrm{s}} \times \mathrm{C}_{\text {OUT }}} \tag{3}
\end{equation*}
$$

Where ESR is the output capacitors' equivalent series resistance, $\mathrm{C}_{\text {OUt }}$ is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic,POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, OSCON are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$
\begin{equation*}
\mathrm{ESR}_{\text {desire }}=\frac{\Delta \mathrm{V}_{\mathrm{RIPPLE}}}{\Delta \mathrm{I}_{\mathrm{RIPPLE}}}=\frac{15 \mathrm{mV}}{4.8 \mathrm{~A}}=4.2 \mathrm{~m} \Omega \tag{4}
\end{equation*}
$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, for 15 mV output ripple, OSCON 4SEPC560MX with $7 \mathrm{~m} \Omega$ are chosen.

$$
\begin{equation*}
\mathrm{N}=\frac{\mathrm{ESR}}{\mathrm{E} \times \Delta \mathrm{I}_{\mathrm{RIPPLE}}} \underset{\Delta \mathrm{~V}_{\mathrm{RIPPLE}}}{ } \tag{5}
\end{equation*}
$$

Number of Capacitor is calculated as
$\mathrm{N}=\frac{7 \mathrm{~m} \Omega \times 4.8 \mathrm{~A}}{20 \mathrm{mV}}$
$\mathrm{N}=1.68$
The number of capacitor has to be round up to a integer. Choose $\mathrm{N}=2$.

If ceramic capacitors are chosen as output capacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors. The amount of ceramic capacitor output ripple is :

$$
\Delta \mathrm{V}_{\text {RIPPLE }}=E S R \times \Delta \mathrm{I}_{\text {RIPPLE }}+\frac{\Delta \mathrm{I}_{\text {RIPPLE }}}{8 \times 300 \mathrm{kHz} \times \mathrm{C}_{\text {out }}}
$$

Using the above equations, although DC ripple spec can be met, however it needs to be studied for transient requirement.

## Based On Transient Requirement

Typically, the output voltage droop during transient is specified as
$\Delta \mathrm{V}_{\text {droop }}<\Delta \mathrm{V}_{\text {tran }} @$ step load $\Delta \mathrm{I}_{\text {step }}$
During the transient, the voltage droop during the transient is composed of two sections. One section is dependent on the ESR of capacitor, the other section is
a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot when load from high load to light load with a $\Delta \mathrm{I}_{\text {STEP }}$ transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$
\begin{equation*}
\Delta \mathrm{V}_{\text {overshoot }}=\mathrm{ESR} \times \Delta \mathrm{I}_{\text {step }}+\frac{\mathrm{V}_{\text {out }}}{2 \times \mathrm{L} \times \mathrm{C}_{\text {out }}} \times \tau^{2} \tag{6}
\end{equation*}
$$

where $\tau$ is the a function of capacitor,etc.

$$
\tau=\left\{\begin{array}{l}
0 \quad \text { if } \quad \mathrm{L} \leq \mathrm{L}_{\text {crit }}  \tag{7}\\
\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {step }}}{\mathrm{V}_{\text {out }}}-\mathrm{ESR} \times \mathrm{C}_{\text {out }} \quad \text { if } \quad \mathrm{L} \geq \mathrm{L}_{\text {crit }}
\end{array}\right.
$$

where

$$
\begin{equation*}
\mathrm{L}_{\text {crit }}=\frac{\mathrm{ESR} \times \mathrm{C}_{\text {out }} \times \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {step }}}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \times \mathrm{V}_{\text {ouT }}}{\Delta \mathrm{I}_{\text {step }}} \tag{8}
\end{equation*}
$$

where $E S R_{E}$ and $C_{E}$ represents $E S R$ and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected
output inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $\mathrm{L} \leq \mathrm{L}_{\text {crit }}$ is true. In that case, the transient spec is mostly like to dependent on the ESR of capacitor.

Most case, the output capacitor is multiple capacitor in parallel. The number of capacitor can be calculated by the following

$$
\begin{equation*}
\mathrm{N}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \Delta \mathrm{I}_{\text {step }}}{\Delta \mathrm{V}_{\text {tan }}}+\frac{\mathrm{V}_{\text {out }}}{2 \times \mathrm{L} \times \mathrm{C}_{\mathrm{E}} \times \Delta \mathrm{V}_{\text {tran }}} \times \tau^{2} \tag{9}
\end{equation*}
$$

where

$$
\tau=\left\{\begin{array}{l}
0 \quad \text { if } \quad \mathrm{L} \leq \mathrm{L}_{\text {crit }}  \tag{10}\\
\frac{\mathrm{L} \times \Delta \mathrm{I}_{\text {step }}}{\mathrm{V}_{\text {out }}}-\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \quad \text { if } \quad \mathrm{L} \geq \mathrm{L}_{\text {crit }}
\end{array}\right.
$$

For example, assume voltage droop during transient is 60 mV for 10A load step.

If the OSCON 4SEPC560MX(560uF, 7 mohm ESR ) is used, the crticial inductance is given as

$$
\begin{aligned}
& L_{\text {crit }}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \mathrm{C}_{\mathrm{E}} \times \mathrm{V}_{\text {OUT }}}{\Delta \mathrm{I}_{\text {sep }}}= \\
& \frac{7 \mathrm{~m} \Omega \times 560 \mu \mathrm{~F} \times 1.2 \mathrm{~V}}{5 \mathrm{~A}}=0.94 \mu \mathrm{H}
\end{aligned}
$$

The selected inductor is 0.75 uH which is smaller than critical inductance. In that case, the output voltage transient mainly dependent on the ESR.
number of capacitor is

$$
\begin{aligned}
& \mathrm{N}=\frac{\mathrm{ESR}_{\mathrm{E}} \times \Delta \mathrm{I}_{\text {step }}}{\Delta \mathrm{V}_{\text {tan }}} \\
& =\frac{7 \mathrm{~m} \Omega \times 5 \mathrm{~A}}{60 \mathrm{mV}} \\
& =1.296
\end{aligned}
$$

The number of capacitors has to satisfied both ripple and transient requirement. Overall, we choose $\mathrm{N}=2$.

It should be considered that the proposed equation is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation gives a good start. For more margin, more capacitors have to be chosen after the test. Typically, for high frequency capacitor such as high quality POSCAP especially ceramic capacitor, $20 \%$ to $100 \%$ (for ceramic) more capacitors have to be chosen since the ESR of capacitors is so low that the PCB parasitic can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

## Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has $180^{\circ}$ phase shift, and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response, compensator is employed to provide highest possible bandwidth and enough phase margin. Ideally, the Bode plot of the closed loop system has crossover frequency between $1 / 10$ and $1 / 5$ of the switching frequency, phase margin greater than $50^{\circ}$ and the gain crossing 0dB with $-20 \mathrm{~dB} /$ decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

Voltage feedforward compensation is used in NX2710 to compensate the output voltage variation caused by input voltage changing. The feedforward funtion is realized by using VIN pin voltage to program the oscillator ramp voltage $\mathrm{V}_{\mathrm{osc}}=0.1 \mathrm{~V}_{\mathbb{N}}$, which provides nearly constant power stage gain under wide voltage input range.

## A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo oscap and poscap, the frequency of ESR zero caused by output capacitors is higher than the crossover frequency. In this case, it is necessary to com-
pensate the system with type III compensator. The
following figures and equations show how to realize the type III compensator by transconductance amplifier.

$$
\begin{align*}
& \mathrm{F}_{\mathrm{Z} 1}=\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \mathrm{C}_{2}}  \tag{11}\\
& \mathrm{~F}_{\mathrm{Z} 2}=\frac{1}{2 \times \pi \times\left(\mathrm{R}_{2}+\mathrm{R}_{3}\right) \times \mathrm{C}_{3}}  \tag{12}\\
& \mathrm{~F}_{\mathrm{P} 1}=\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{3}}  \tag{13}\\
& \mathrm{~F}_{\mathrm{P} 2}=\frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \frac{\mathrm{C}_{1} \times \mathrm{C}_{2}}{\mathrm{C}_{1}+\mathrm{C}_{2}}} \tag{14}
\end{align*}
$$

where $\mathrm{F}_{\mathrm{z} 1}, \mathrm{~F}_{22}, \mathrm{~F}_{\mathrm{P} 1}$ and $\mathrm{F}_{\mathrm{P} 2}$ are poles and zeros in the compensator.

The transfer function of type III compensator for transconductance amplifier is given by:

$$
\frac{V_{e}}{V_{\text {oUT }}}=\frac{1-g_{m} \times Z_{f}}{1+g_{m} \times Z_{\text {in }}+Z_{\text {in }} / R_{1}}
$$

For the voltage amplifier, the transfer function of compensator is

$$
\frac{V_{e}}{V_{\text {out }}}=\frac{-Z_{f}}{Z_{\text {in }}}
$$

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: R4>>2/gm. And it would be desirable if $R 1||R 2|| R 3 \gg 1 / \mathrm{gm}$ can be met at the same time,


Figure 11-Type III compensator using transconductance amplifier

## Case 1: $\quad F_{\text {LC }}<F_{0}<F_{\text {ESR }}$ (for most ceramic or low ESR POSCAP, OSCON)



Figure 12 - Bode plot of Type III compensator

$$
\left(F_{\mathrm{LC}}<\mathrm{F}_{0}<\mathrm{F}_{\mathrm{ESR}}\right)
$$

Typical design example of type III compensator in which the crossover frequency is selected as $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{o}}<\mathrm{F}_{\mathrm{ESR}}$ and $\mathrm{F}_{\mathrm{o}}<=1 / 10 \mathrm{~F}_{\mathrm{s}}$ is shown as the following steps.

1. Calculate the location of $L C$ double pole $F_{L C}$ and ESR zero $\mathrm{F}_{\text {ESR }}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\mathrm{L}_{\text {out }} \times \mathrm{C}_{\text {out }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{0.75 \mathrm{uH} \times 1120 \mathrm{uF}}} \\
& =5.5 \mathrm{kHz} \\
\mathrm{~F}_{\text {ESR }} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {out }}} \\
& =\frac{1}{2 \times \pi \times 3.5 \mathrm{~m} \Omega \times 1120 \mathrm{uF}} \\
& =40.6 \mathrm{kHz}
\end{aligned}
$$

2. Set $\mathrm{R}_{4}$ equal to $2.5 \mathrm{k} \Omega$.

Choose $\mathrm{R}_{3}=1.2 \mathrm{k} \Omega$.
7. Calculate $R_{2}$ by setting compensator zero $F_{z 2}$ at the LC double pole.

$$
\begin{aligned}
\mathrm{R}_{2} & =\frac{1}{2 \times \pi \times \mathrm{C}_{3}} \times\left(\frac{1}{\mathrm{~F}_{\mathrm{Z} 2}}-\frac{1}{\mathrm{~F}_{\mathrm{P} 1}}\right) \\
& =\frac{1}{2 \times \pi \times 3.3 \mathrm{nF}} \times\left(\frac{1}{5.5 \mathrm{kHz}}-\frac{1}{40.6 \mathrm{kHz}}\right) \\
& =7.6 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{2}=7.5 \mathrm{k} \Omega$.
8. Calculate $R_{1}$.
$R_{1}=\frac{R_{2} \times V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}}=\frac{7.5 \mathrm{k} \Omega \times 0.8 \mathrm{~V}}{1.2 \mathrm{~V}-0.8 \mathrm{~V}}=15 \mathrm{k} \Omega$
Choose $\mathrm{R}_{1}=15 \mathrm{k} \Omega$.
Case 2: $\quad F_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}}<\mathrm{F}_{\mathrm{o}}$ (for electrolytic capacitors)


Figure 13 - Bode plot of Type III compensator

$$
\left(F_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}}<\mathrm{F}_{\mathrm{O}}\right)
$$

If electrolytic capacitors are used as output capacitors, typical design example of type III compensator in which the crossover frequency is selected as $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\text {ESR }}<\mathrm{F}_{\mathrm{o}}$ and $\mathrm{F}_{0}<=1 / 10 \mathrm{~F}_{\mathrm{s}}$ is shown as the following steps. Here two SANYO MV-WF1000 with $18 \mathrm{~m} \Omega$ is chosen as output capacitor, output inductor is 2.2 uH , output voltage is 1.2 V , switching frequency is 200 kHz .

1. Calculate the location of $L C$ double pole $F_{\text {LC }}$ and ESR zero $\mathrm{F}_{\text {ESR }}$.

$$
\begin{aligned}
\mathrm{F}_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{\mathrm{L}_{\text {out }} \times \mathrm{C}_{\text {out }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{2.2 \mathrm{uH} \times 2000 \mathrm{uF}}} \\
& =2.4 \mathrm{kHz}
\end{aligned}
$$

$$
\begin{aligned}
\mathrm{F}_{\mathrm{ESR}} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {out }}} \\
& =\frac{1}{2 \times \pi \times 9 \mathrm{~m} \Omega \times 2000 \mathrm{uF}} \\
& =8.8 \mathrm{kHz}
\end{aligned}
$$

2. Set $R_{4}$ equal to $2.5 \mathrm{k} \Omega$.
3. Calculate $C_{2}$ with zero $F_{z 1}$ at $75 \%$ of the LC double pole by equation (11).

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{z} 1} \times \mathrm{R}_{4}} \\
& =\frac{1}{2 \times \pi \times 0.75 \times 2.4 \mathrm{kHz} \times 2.5 \mathrm{k} \Omega} \\
& =35 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{2}=33 \mathrm{nF}$.
4. Calculate $C_{1}$ by equation (14) with pole $F_{p 2}$ at one third of the switching frequency.

$$
\begin{aligned}
\mathrm{C}_{1} & \approx \frac{1}{2 \times \pi \times \mathrm{R}_{4} \times \mathrm{F}_{\mathrm{P} 2}} \\
& \approx \frac{1}{2 \times \pi \times 2.5 \mathrm{k} \Omega \times 66.7 \mathrm{kHz}} \\
& \approx 959 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=1 \mathrm{nF}$.
5. Calculate $R_{3}$ with the crossover frequency $F_{0}$ at 15 kHz .

$$
\begin{aligned}
\mathrm{R}_{3} & =\frac{\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {OSC }}} \times \frac{\mathrm{ESR} \times \mathrm{R}_{4}}{2 \times \pi \times \mathrm{F}_{\mathrm{o}} \times \mathrm{L}} \\
& =10 \times \frac{9 \mathrm{mohm} \times 2.5 \mathrm{k} \Omega}{2 \times \pi \times 15 \mathrm{kHz} \times 1 \mathrm{uH}} \\
& =1.08 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=1.2 \mathrm{k} \Omega$.
6. Calculate $\mathrm{C}_{3}$ by equation (13) with $\mathrm{F}_{\mathrm{p} 1}=\mathrm{F}_{\mathrm{ESR}}$.

$$
\begin{aligned}
\mathrm{C}_{3} & =\frac{1}{2 \times \pi \times \mathrm{F}_{\mathrm{P} 1} \times \mathrm{R}_{3}} \\
& =\frac{1}{2 \times \pi \times 8.8 \mathrm{kHz} \times 1.2 \mathrm{k} \Omega} \\
& =14 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{3}=15 \mathrm{nF}$.
7. Calculate $R_{2}$ by setting compensator zero $F_{z 2}$ at the LC double pole.

$$
\begin{aligned}
\mathrm{R}_{2} & =\frac{1}{2 \times \pi \times \mathrm{C}_{3}} \times\left(\frac{1}{\mathrm{~F}_{\mathrm{Z} 2}}-\frac{1}{\mathrm{~F}_{\mathrm{P} 1}}\right) \\
& =\frac{1}{2 \times \pi \times 15 \mathrm{nF}} \times\left(\frac{1}{2.4 \mathrm{kHz}}-\frac{1}{8.8 \mathrm{kHz}}\right) \\
& =3.2 \mathrm{k} \Omega
\end{aligned}
$$

Choose $R_{2}=4 k \Omega$.
8. Calculate $R_{1}$.
$R_{1}=\frac{R_{2} \times V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}}=\frac{7.5 \mathrm{k} \Omega \times 0.8 \mathrm{~V}}{1.2 \mathrm{~V}-0.8 \mathrm{~V}}=15 \mathrm{k} \Omega$
Choose $R_{1}=15 k \Omega$.

## B. Type II compensator design

If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.

For this type of compensator, $F_{0}$ need to satisfy $\mathrm{F}_{\mathrm{LC}}<\mathrm{F}_{\mathrm{ESR}} \ll \mathrm{F}_{\mathrm{o}}<=1 / 10 \mathrm{~F}_{\mathrm{s}}$.

Type II compensator can also be realized by simple RC circuit without feedback as shown in the following figure. $R_{3}$ and $C_{1}$ introduce a zero to cancel the double pole effect. $\mathrm{C}_{2}$ introduces a pole to suppress the switching noise. The following equations show the compensator pole zero location and constant gain.

$$
\begin{align*}
& \text { Gain }=g_{\mathrm{m}} \times \frac{\mathrm{R}_{1}}{\mathrm{R}_{1}+\mathrm{R}_{2}} \times \mathrm{R}_{3}  \tag{15}\\
& \mathrm{~F}_{\mathrm{z}}=\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{1}}  \tag{16}\\
& \mathrm{~F}_{\mathrm{p}} \approx \frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{C}_{2}} \tag{17}
\end{align*}
$$



Figure 14 - Bode plot of Type II compensator


Figure 15 - Type II compensator with transconductance amplifier

The following is parameters for type II compensator design. Input voltage is 12 V , output voltage is 2.5 V , output inductor is 2.2 uH , output capacitors are two 680 uF with $41 \mathrm{~m} \Omega$ electrolytic capacitors.
1.Calculate the location of $L C$ double pole $F_{\text {LC }}$ and ESR zero $\mathrm{F}_{\text {ESR }}$.

$$
\begin{aligned}
F_{\text {LC }} & =\frac{1}{2 \times \pi \times \sqrt{L_{\text {out }} \times C_{\text {out }}}} \\
& =\frac{1}{2 \times \pi \times \sqrt{2.2 \mathrm{uH} \times 1360 \mathrm{uF}}} \\
& =2.9 \mathrm{kHz}
\end{aligned}
$$

$$
\begin{aligned}
\mathrm{F}_{\mathrm{ESR}} & =\frac{1}{2 \times \pi \times \mathrm{ESR} \times \mathrm{C}_{\text {OUT }}} \\
& =\frac{1}{2 \times \pi \times 20.5 \mathrm{~m} \Omega \times 1360 \mathrm{uF}} \\
& =5.7 \mathrm{kHz}
\end{aligned}
$$

2.Set $R_{2}$ equal to10k $\Omega$. Using equation 18 , the final selection of $R_{1}$ is $4.7 \mathrm{k} \Omega$.
3. Set crossover frequency at $1 / 10$ of the swithing frequency, here $\mathrm{Fo}=30 \mathrm{kHz}$.
4. Calculate $R_{3}$ value by the following equation.

$$
\begin{aligned}
R_{3}= & \frac{V_{\text {OSC }}}{V_{\text {in }}} \times \frac{2 \times \pi \times F_{0} \times \mathrm{L}}{R_{\text {ESR }}} \times \frac{1}{g_{m}} \times \frac{\mathrm{V}_{\text {OUT }}}{V_{\text {REF }}} \\
= & 0.1 \times \frac{2 \times \pi \times 30 \mathrm{kHz} \times 2.2 \mathrm{uH}}{20.5 \mathrm{~m} \Omega} \times \frac{1}{2.5 \mathrm{~mA} / \mathrm{V}} \\
& \times \frac{2.5 \mathrm{~V}}{0.8 \mathrm{~V}} \\
= & 2.53 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{3}=2.55 \mathrm{k} \Omega$.
5. Calculate $C_{1}$ by setting compensator zero $F_{z}$ at $75 \%$ of the LC double pole.

$$
\begin{aligned}
\mathrm{C}_{1} & =\frac{1}{2 \times \pi \times \mathrm{R}_{3} \times \mathrm{F}_{\mathrm{z}}} \\
& =\frac{1}{2 \times \pi \times 2.55 \mathrm{k} \Omega \times 0.75 \times 2.9 \mathrm{kHz}} \\
& =28 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{1}=27 \mathrm{nF}$.
6. Calculate $\mathrm{C}_{2}$ by setting compensator pole $\mathrm{F}_{\mathrm{p}}$ at half the swithing frequency.

$$
\begin{aligned}
\mathrm{C}_{2} & =\frac{1}{\pi \times \mathrm{R}_{3} \times \mathrm{F}_{\mathrm{s}}} \\
& =\frac{1}{\pi \times 2.55 \mathrm{k} \Omega \times 300 \mathrm{kHz}} \\
& =207 \mathrm{pF}
\end{aligned}
$$

Choose $\mathrm{C}_{2}=220 \mathrm{pF}$.

## Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at 0.8 V . The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is 0.8 V when the output voltage is at the desired value.

The following equation applies to figure16, which shows the relationship between $\mathrm{V}_{\text {OUT }}$, $\mathrm{V}_{\text {REF }}$ and voltage divider.


Figure 16 - Voltage Divider

$$
\begin{equation*}
R_{1}=\frac{R_{2} \times V_{\text {REF }}}{V_{\text {OUT }}-V_{\text {REF }}} \tag{18}
\end{equation*}
$$

where $R_{2}$ is part of the compensator, and the value of $R_{1}$ value can be set by voltage divider.

## Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply switching current to the MOSFETs. Usually 1 uF ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated
as:

$$
\begin{align*}
& I_{\text {RMS }}=I_{\text {OUT }} \times \sqrt{D} \times \sqrt{1-D} \\
& D=\frac{V_{\text {OUT }}}{V_{\text {IN }}} \tag{19}
\end{align*}
$$

$\mathrm{V}_{\mathrm{I}}=12 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$, lout=25A, the result of input RMS current is 7.5 A .

For higher efficiency, low ESR capacitors are recommended. Two Sanyo OS-CON 16SVP330M $1 \mathrm{~V} 330 \mathrm{uF} 16 \mathrm{~m} \Omega$ with 4.72A RMS rating are chosen as input capacitors.

## Power MOSFETs Selection

The NX2710 requires at least two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. In 25A output application, five IRFR3706 can be used, two for high side, three for low side. They have the following parameters: $\mathrm{V}_{\mathrm{DS}}=30 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}$ $=75 \mathrm{~A}, \mathrm{R}_{\text {DSON }}=9 \mathrm{~m} \Omega, \mathrm{Q}_{\text {Gate }}=23 \mathrm{nC}$.

There are two factors causing the MOSFET power loss:conduction loss, switching loss.

Conduction loss is simply defined as:

$$
\begin{align*}
& \mathrm{P}_{\mathrm{HCON}}=\mathrm{I}_{\mathrm{OUT}}{ }^{2} \times \mathrm{D} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times \mathrm{K} \\
& \mathrm{P}_{\mathrm{LCON}}=\mathrm{I}_{\mathrm{OUT}}{ }^{2} \times(1-\mathrm{D}) \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times \mathrm{K}  \tag{20}\\
& \mathrm{P}_{\text {TOTAL }}=\mathrm{P}_{\mathrm{HCON}}+\mathrm{P}_{\mathrm{LCON}}
\end{align*}
$$

where the Ros(on) will increases as MOSFET junction temperature increases, K is Ros(on) temperature dependency. As a result, Ros(on) should be selected for the worst case, in which K approximately equals to 1.4 at $125^{\circ} \mathrm{C}$ according to IRFR3706 datasheet. Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$
\begin{equation*}
P_{\text {sw }}=\frac{1}{2} \times V_{\text {IN }} \times \mathrm{I}_{\text {OUT }} \times \mathrm{T}_{\text {sw }} \times \mathrm{F}_{\mathrm{S}} \tag{21}
\end{equation*}
$$

where lout is output current, $T_{\text {sw }}$ is the sum of $T_{R}$ and $\mathrm{T}_{\mathrm{F}}$ which can be found in mosfet datasheet, and Fs is switching frequency. Swithing loss Psw is frequency dependent.

Also MOSFET gate driver loss should be considered when choosing the proper power MOSFET. MOSFET gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits.It is proportional to frequency and is defined as:

$$
\begin{equation*}
P_{\text {gate }}=\left(Q_{\text {HGATE }} \times V_{\text {HGS }}+Q_{\text {LGATE }} \times V_{\text {LGS }}\right) \times F_{S} \tag{22}
\end{equation*}
$$

where Qhgate is the high side MOSFETs gate charge,Qlgate is the low side MOSFETs gate
charge, V нGs is the high side gate source voltage, and $\mathrm{V}_{\mathrm{LGS}}$ is the low side gate source voltage.

This power dissipation should not exceed maximum power dissipation of the driver device.

## Over Current Limit Protection

Over current protection is achieved by sensing current through the low side MOSFET. An internal current source of 32uA flows through an external resistor connected from OCP pin to SW node sets the over current protection threshold. When synchronous FET is on, the voltage at node SW is given as

$$
V_{S W}=-I_{L} \times R_{\text {DSON }}
$$

The voltage at pin OCP is given as
$\mathrm{I}_{\text {OCP }} \times \mathrm{R}_{\text {OCP }}+\mathrm{V}_{\text {SW }}$
When the voltage is below zero, the over current occurss as shown in figure 17.


Figure 17 - Over Current Protection
The over current limit can be set by the following equation:
$I_{\text {SET }}=\frac{I_{\text {OCC }} \times R_{\text {OCP }}}{K \times R_{\text {DSON }}}$
If two MOSFETs $R_{\text {Dson }}=6.5 \mathrm{~m} \Omega$, the worst case thermal consideration $\mathrm{K}=1.5$ and the current limit is set at 40A, then
$R_{\text {OCP }}=\frac{\mathrm{I}_{\text {SET }} \times \mathrm{K} \times R_{\text {OSON }}}{\mathrm{I}_{\text {OCP }}}=\frac{40 \mathrm{~A} \times 1.5 \times 6.5 \mathrm{~m} \Omega}{32 \mathrm{uA} \times 2}=6.1 \mathrm{k} \Omega$
Choose $\mathrm{R}_{\text {OCP }}=6 \mathrm{k} \Omega$.
For NX2710, if switching channel goes into hiccup current limit, the LDO will go to hiccup too.

## LDO Selection Guide

NX2710 offers a LDO controller. The selection of MOSFET to meet LDO is more straight forward. The selection is that the Rdson of MOSFET should
meet the dropout requirement. For example.

$$
\begin{aligned}
& V_{\text {LDoIN }}=3.3 \mathrm{~V} \\
& V_{\text {LDoout }}=2.5 \mathrm{~V} \\
& \mathrm{I}_{\text {Lood }}=2 \mathrm{~A}
\end{aligned}
$$

The maximum Rdson of MOSFET should be

$$
\begin{aligned}
\mathrm{R}_{\text {RDSoN }} & =\left(\mathrm{V}_{\text {LDoIN }}-\mathrm{V}_{\text {LDoout }}\right) \times \mathrm{I}_{\text {LOAD }} \\
& =(3.3 \mathrm{~V}-2.5 \mathrm{~V}) / 2 \mathrm{~A}=0.4 \Omega
\end{aligned}
$$

Most of MOSFETs can meet the requirement. Moreimportant is that MOSFET has to be selected right package to handle the thermal capability. For LDO, maximum power dissipation is given as

$$
\begin{aligned}
P_{\text {LOSS }} & =\left(\mathrm{V}_{\text {LDoIN }}-\mathrm{V}_{\text {LDoout }}\right) \times \mathrm{I}_{\text {LOAD }} \\
& =(3.3 \mathrm{~V}-2.5 \mathrm{~V}) \times 2 \mathrm{~A}=1.6 \mathrm{~W}
\end{aligned}
$$

Select IR MOSFET IRFR3706 with $9 \mathrm{~m} \Omega \mathrm{R}_{\text {DSon }}$ is sufficient.

## LDO Compensation

The diagram of LDO controller including VCC regulator is shown in the following figure.


Figure 18 - NX2710 LDO controller.

For most low frequency capacitor such as electrolytic, POSCAP, OSCON, etc, the compensation parameter can be calculated as follows.

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{4 \times \pi \times \mathrm{F}_{\mathrm{o}} \times \mathrm{R}_{\mathrm{f} 1}} \times \frac{\mathrm{g}_{\mathrm{m}} \times \mathrm{ESR}}{1+\mathrm{g}_{\mathrm{m}} \times \mathrm{ESR}}
$$

where $F_{0}$ is the desired crossover frequency.
Typically, in this LDO compensation, crossover frequency $F_{0}$ has to be higher than zero caused by ESR. $\mathrm{F}_{\mathrm{o}}$ is typically around several tens kHz to a few hundred kHz . For this example, we select $\mathrm{Fo}=100 \mathrm{kHz}$.
$\mathrm{g}_{\mathrm{m}}$ is the forward trans-conductance of MOSFET.
For IRF3706, $\mathrm{g}_{\mathrm{m}}=53$.
Select $\mathrm{R}_{\mathrm{ft}}=5 \mathrm{kohm}$.
Output capacitor is Sanyo POSCAP 4TPE150M with 150 uF , $\mathrm{ESR}=25 \mathrm{mohm}$.

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{4 \times \pi \times 100 \mathrm{kHz} \times 5 \mathrm{k} \Omega} \times \frac{53 \times 25 \mathrm{~m} \Omega}{1+53 \times 25 \mathrm{~m} \Omega}=91 \mathrm{pF}
$$

Choose $C_{c}=100 p F$. For electrolytic or POSCAP, $R_{c}$ is typically selected to be zero.
$R_{t 2}$ is determined by the desired output voltage.

$$
\begin{aligned}
\mathrm{R}_{\mathrm{t} 2} & =\frac{\mathrm{R}_{\mathrm{f} 1} \times \mathrm{V}_{\text {REF }}}{\mathrm{V}_{\text {LDOouT }}-\mathrm{V}_{\text {REF }}} \\
& =\frac{5 \mathrm{k} \Omega \times 0.8 \mathrm{~V}}{1.6 \mathrm{~V}-0.8 \mathrm{~V}} \\
& =5 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{\mathrm{t} 2}=5 \mathrm{k} \Omega$.
When ceramic capacitors or some low ESR bulk capacitors are chosen as LDO output capacitors, the zero caused by output capacitor ESR is so high that crossover frequency $F_{0}$ has to be chosen much higher than zero caused by $\mathrm{R}_{\mathrm{c}}$ and $\mathrm{C}_{\mathrm{c}}$ and much lower than zero caused by ESR. For example, 10uF ceramic is used as output capacitor. We select $\mathrm{Fo}=100 \mathrm{kHz}$, $\mathrm{R}_{\mathrm{ft}}=5 \mathrm{kohm}$ and select MOSFET MTD3055 ( $\mathrm{g}_{\mathrm{m}}=5 \mathrm{~S}$ ). $R_{c}$ and $C_{C}$ can be calculated as follows.

$$
\begin{aligned}
R_{C} & =R_{f 1} \times \frac{2 \times \pi \times F_{0} \times C_{0}}{0.5 \times g_{m}} \\
& =5 \mathrm{k} \Omega \times \frac{2 \times \pi \times 100 \mathrm{kHz} \times 10 \mathrm{uF}}{0.5 \times 5 \mathrm{~S}} \\
& =12.56 \mathrm{k} \Omega
\end{aligned}
$$

Choose $\mathrm{R}_{\mathrm{c}}=12.7 \mathrm{k} \Omega$.

$$
\begin{aligned}
\mathrm{C}_{\mathrm{C}} & =\frac{10 \times \mathrm{C}_{\mathrm{o}}}{\mathrm{R}_{\mathrm{c}} \times \mathrm{g}_{\mathrm{m}}} \\
& =\frac{10 \times 10 \mathrm{uF}}{12.7 \mathrm{k} \Omega \times 5 \mathrm{~S}} \\
& =1.6 \mathrm{nF}
\end{aligned}
$$

Choose $\mathrm{C}_{\mathrm{C}}=1.5 \mathrm{nF}$.

## Current Limit for LDO

Current limit of LDO is achieved by sensing the LDO feedback voltage. When LDO_FB pin is below $70 \%$ of $\mathrm{V}_{\text {REF }}$, the IC goes into hiccup mode. The IC will turn off all the channel for 4096 cycles and start to restart system again.

## Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

There are two sets of components considered in the layout which are power components and small signal components. Power components usually consist of input capacitors, high-side MOSFET, low-side MOSFET, inductor and output capacitors. A noisy environment is generated by the power components due to the switching power. Small signal components are connected to sensitive pins or nodes. A multilayer layout which includes power plane, ground plane and signal plane is recommended.

Layout guidelines:

1. First put all the power components in the top layer connected by wide, copper filled areas. The input capacitor, inductor, output capacitor and the MOSFETs should be close to each other as possible. This helps to reduce the EMI radiated by the power loop due to the high switching currents through them.
2. Low ESR capacitor which can handle input RMS ripple current and a high frequency decoupling ceramic cap which usually is 1 uF need to be practically touching the drain pin of the upper MOSFET, a plane connection is a must.
3. The output capacitors should be placed as close as to the load as possible and plane connection is required.
4. Drain of the low-side MOSFET and source of the high-side MOSFET need to be connected thru a plane ans as close as possible. A snubber nedds to be placed as close to this junction as possible.
5. Source of the lower MOSFET needs to be connected to the GND plane with multiple vias. One is not
enough. This is very important. The same applies to the output capacitors and input capacitors.
6. Hdrv and Ldrv pins should be as close to MOSFET gate as possible. The gate traces should be wide and short. A place for gate drv resistors is needed to fine tune noise if needed.
7. Vcc capacitor, BST capacitor or any other bypassing capacitor needs to be placed first around the IC and as close as possible. The capacitor on comp to GND or comp back to FB needs to be place as close to the pin as well as resistor divider.
8. The output sense line which is sensing output back to the resistor divider should not go through high frequency signals.
9. All GNDs need to go directly thru via to GND plane.
10. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC.
11. In multilayer PCB, separate power ground and analog ground. These two grounds must be connected together on the PC board layout at a single point. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function.

## SOIC16 PACKAGE OUTLINE DIMENSIONS



| $\begin{aligned} & 0 \\ & 0 \\ & e \\ & e_{i}^{\prime} \\ & i n \end{aligned}$ | SOIC-16LD |  |
| :---: | :---: | :---: |
|  | MILLIMETERS |  |
|  | MIN | MAX |
| A1 | 0.10 | 0.25 |
| B | 0.36 | 0.46 |
| C | 0.19 | 0.25 |
| D | 9.80 | 9.98 |
| E | 3.81 | 3.99 |
| e | 1.27 BSC |  |
| H | 5.80 | 6.20 |
| h | 0.25 | 0.50 |
| L | 0.41 | 1.27 |
| A | 1.52 | 1.72 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ |
| ZD | 0.51 REF |  |
| A2 | 1.37 | 1.57 |


| $\left\lvert\, \begin{aligned} & -0 \\ & 0 \\ & \sum_{i}^{2} \\ & i n \\ & \hline \end{aligned}\right.$ | SOIC-16LID |  |
| :---: | :---: | :---: |
|  | INCHES |  |
|  | MIN | MAX |
| A1. | . 0040 | . 0098 |
| B | . 014 | . 018 |
| C | . 0075 | . 0098 |
| D | . 386 | . 393 |
| E | . 150 | . 157 |
| e | . 050 BSC |  |
| H | . 2284 | . 2440 |
| h | . 0099 | . 0196 |
| L | . 016 | . 050 |
| A | . 060 | . 068 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ |
| ZD | . 020 REF |  |
| A2 | . 054 | . 062 |

NOTES

1. LEAD COPLANARITY SHOULD BE 0 TO 0.10 MM (.004") MAX.
2. PACKAGE SURFACE FINISHING
(2.1) TOP : MATTE (CHARMILLES \#18~30).
(2.2) ALL SIDES : MATTE (CHARMILLES \#18~30).
(2.3) BOTTOM : SMOOTH OR MATTE (CHARMILLES \#18~30)
3. ALL DIMENSIONS EXCLUDING MOLD FLASHES AND END

FLASH FROM THE PACKAGE BODY SHALL NOT EXCEED
0.25 MM (.010") PER SIDE(D).
4. DETAIL OF PIN \#1 IDENTIFIER ARE OPTIONAL BUT MUST

BE LOCATED WITHIN THE ZONE INDICATED.

## Customer Service <br> NEXSEM Inc.

## 500 Wald

Irvine, CA 92618
U.S.A.

Tel: (949)453-0714
Fax: (949)453-0713
WWW.NEXSEM.COM

